Intel becomes the first to demonstrate 3D stacking of logic chips with Foveros TechSpot

Memory makers have been using interconnect techniques like through-silicon via (TSV) to vertically stack chips for years. The practice affords a smaller footprint compared to traditional two dimensional processes and often requires less power, boosting efficiency.





from TechSpot https://ift.tt/2SGL8WZ